Job description
The candidate will have a key role in architecture and development of advanced verification environments for complex SoC components, while ensuring on time, one time best-in-class quality.
Job Requirements
· An expert level with developing UVM-based SV test-benches.
· Highly experienced with defining block, sub-system and SOC top level test plans